Electronic design automation

Results: 1598



#Item
291Integrated circuits / Electronic design / Signoff / Multi-core processor / Synopsys / Program optimization / Compiler optimization / Standard cell / Integrated circuit design / Electronic engineering / Electronic design automation / Electronics

Synopsys Professional Services Datasheet Core Optimization Services At-a-Glance ``

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2014-11-07 12:39:15
292Electronic design automation / SPICE / Monte Carlo method / Electrical network / Simulation / Schematic capture / Plot / Sensitivity analysis / Quite Universal Circuit Simulator / Electronic engineering / Software / Application software

Pulsonix Spice Simulator User’s Guide 2 Copyright Notice Copyright Notice 3

Add to Reading List

Source URL: www.pulsonix.com

Language: English - Date: 2014-03-26 08:50:23
293Logic in computer science / Boolean algebra / Constraint programming / Electronic design automation / Formal methods / Boolean satisfiability problem / Solver / Satisfiability / Davis–Putnam algorithm / Theoretical computer science / Mathematics / Applied mathematics

Compilation of Planning to SAT Yiqiao Wang 1 Motivation

Add to Reading List

Source URL: www.cs.toronto.edu

Language: English - Date: 2006-03-10 10:57:49
294Oceanography / Electronic design automation / Network On Chip / Evaluation / Questionnaire / British Oceanographic Data Centre / Quality assurance / Calibration / Science / Research methods / Survey methodology

Report First JERICO FerryBox workshop Contributing to the activities of workpackages 3, 4 and 5

Add to Reading List

Source URL: www.jerico-fp7.eu

Language: English - Date: 2015-02-26 09:22:19
295Hardware verification languages / Hillsboro /  Oregon / Synopsys / High-level synthesis / SystemC / System on a chip / Logic synthesis / Ricoh / Electronic engineering / Electronic design automation / Electronic design

Success Story Synopsys and Ricoh Ricoh Optimizes New Multi-Function Printer SoC Architecture with Synopsys Platform Architect MCO

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-05-06 20:16:14
296Signal integrity / Design closure / Static timing analysis / Timing closure / Delay calculation / Application-specific integrated circuit / Design flow / Clock distribution network / Parasitic extraction / Electronic engineering / Electronic design automation / Signoff

Datasheet PrimeTime Golden Timing Signoff Solution and Environment Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-02-18 15:15:31
297Electronic design automation / Integrated circuits / Simulation software / Systems engineering / Electronic circuit simulation / Synopsys / Integrated circuit design / Simulation / Modeling and simulation / Software / Electronic engineering / Application software

Datasheet Desktop Design of Power Systems and Multi-domain Physical Systems Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-03-20 09:15:48
298Verilog-AMS / SystemVerilog / Verilog-A / Verilog / Synopsys / SystemC / Functional verification / E / System on a chip / Electronic engineering / Hardware description languages / Electronic design automation

Datasheet VCS AMS Mixed-Signal Verification Solution Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-04-29 10:15:29
299Applied mathematics / Electronic design automation / Formal methods / Logic in computer science / NP-complete problems / Valuation / Boolean satisfiability problem / Local consistency / Abstract interpretation / Theoretical computer science / Constraint programming / Mathematics

Numeric Bounds Analysis with Conflict-Driven Learning? Vijay D’Silva?? , Leopold Haller, Daniel Kroening, and Michael Tautschnig Computer Science Department, University of Oxford

Add to Reading List

Source URL: www.cs.ox.ac.uk

Language: English - Date: 2012-07-25 13:39:19
300Hardware verification languages / Hardware description languages / Logic design / SystemVerilog / Debugging / E / Logic simulation / VHDL / Timing closure / Electronic engineering / Electronic design automation / Digital electronics

Datasheet Verdi3 Automated Debug System Overview

Add to Reading List

Source URL: www.synopsys.com

Language: English - Date: 2015-04-29 10:15:28
UPDATE